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Characterization of carrier transport properties in 
strained crystalline Si wall-like structures as a function 
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Abstract 
 The transport characteristics of both electrons and holes through narrow 
constricted “wall-like” Silicon (Si) long-channels that were surrounded by a 
thermally grown SiO2 layer was investigated. As a result of the existence of fixed 
oxide charges in the thermally grown SiO2 layer and the Si/SiO2 interface, the 
effective Si cross-sectional wall widths were considerably narrower than the 
actual physical widths, due the formation of depletion regions from all sides. The 
physical height of the crystalline-Si structures was ~1500nm, and the widths were 
incrementally scaled down from ~200nm to ~20nm. These nanostructures were 
vi 
 
configured into a metal-semiconductor-metal (MSM) device configuration that 
was isolated from the substrate. Dark currents, dc-photo-response, and time 
response measurements using a mode-locked femtosecond laser, were used in 
the study. In the narrowest wall devices, a considerable increase in conductivity 
was observed as a result of higher carrier mobilities due to lateral constriction. 
The strain effects, which include the reversal splitting of light- and heavy- hole 
bands as well as the decrease of conduction-band effective mass by reduced Si 
bandgap energy, are formulated in our microscopic model for explaining the 
experimentally observed enhancements in both conduction- and valence-band 
mobilities with reduced Si wall thickness. Specifically, the enhancements of the 
valence-band and conduction-band mobilities are found to be associated with 
different aspects of physical mechanisms. The role of the biaxial strain buffering 
depth is elucidated and its importance to the scaling relations of wall-thickness is 
reproduced theoretically, i.e., 1/L2 for electrons and 1/L for holes. 
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Chapter 1   
INTRODUCTION 
1.1  Motivation 
For over 40 years, the microelectronics market place has driven the very 
large scale integration (VLSI) industry to make continuous improvements in 
computational power, bandwidth, and speed (1). These continued enhancements 
in performance have come in the form of “cramming” more components onto 
integrated circuits, as was predicted in 1965 by Moore (2).  The push to increase 
the speed and density of the transistors on a chip has come in the form of 
shrinking the transistor size, in particular, the channel length (3; 4) as governed 
by the following equations for planar field effect transistors: 
 
𝐼𝐷𝑠𝑎𝑡 =
𝑊
2𝐿
𝜇𝑒𝑓𝑓𝐶𝑜𝑥(𝑉𝐺𝑆 − 𝑉𝑇)
2                                     (1) 
𝑔𝑚𝑠𝑎𝑡 =
𝜕𝐼𝐷𝑠𝑎𝑡
𝜕𝑉𝐺𝑆
=
𝑊
𝐿
𝜇𝑒𝑓𝑓𝐶𝑜𝑥(𝑉𝐺𝑆 − 𝑉𝑇)                          (2) 
𝑓𝑇 = 𝜇𝑒𝑓𝑓
𝑉𝐺𝑆−𝑉𝑇
𝐿2
                                                          (3) 
where 𝐼𝐷𝑠𝑎𝑡 is the saturation current or drive current for a planar FET, 𝑊 𝑔𝑚𝑠𝑎𝑡 is 
the transconductance, a small signal parameter, 𝑓𝑇 is the unity gain bandwidth,  
𝑊 is the width of the device, 𝐿 is the channel length, 𝜇𝑒𝑓𝑓 is the carrier mobility 
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for either a p or n channel device, 𝐶𝑜𝑥 is the gate oxide capacitance, 𝑉𝐺𝑆 is the 
voltage applied to the gate, and 𝑉𝑇 is the threshold voltage, a device parameter. 
Clearly, decreasing the channel length, 𝐿, is clearly in the industry’s interest as it 
leads to increased performance and accommodates miniaturization and 
increased circuit density. 
 Reductions in channel length, however, have come with challenges, i.e., 
short channel effects (5). Short channel effects lead to higher leakage currents, 
poor signal-to-noise ratios, and instability during operation, such as loss of 
channel gate control.  Had device parameters scaled according to Dennards’ 
scaling laws, circuit power would have remained essentially flat (6).  The short 
channel effects led to a continual increase in power according to equations 4, 
and 5: 
𝑃𝑑𝑦𝑛 = 𝐶𝑜𝑥𝑉𝑑𝑑
2 𝑓                      (4) 
𝑃𝑠𝑡𝑎𝑡𝑖𝑐 = 𝐼𝑙𝑒𝑎𝑘𝑉𝑑𝑑                     (5) 
where 𝑃𝑑𝑦𝑛 is the dynamic power of the complementary metal oxide 
semiconductor (CMOS)circuit (Figure 1.1, an inverter and the fundamental unit of 
digital processors) or processor and is the result of charging and then 
discharging the gate capacitor with an energy 
1
2
𝐶𝑜𝑥𝑉𝑑𝑑
2  at the operating frequency 
𝑓. 
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Figure 1.1 CMOS inverter circuit. 
The static power, on the other hand, results from leakage current flowing from 
the voltage source 𝑉𝑑𝑑 to ground via paths through the channel and are termed 
subthreshold currents, paths around the channel through the body of the planar 
transistors, and Fowler-Norheim tunneling currents through the ever decreasing 
thickness of the gate oxide (7).  Figure 2.2 depicts the evolution of these powers 
over time, and shows clearly how useful power did not stay flat but has grown 
and parasitic power has grown to become a significant part of the total circuit or 
processor power.   
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Figure 1.2  Evolution of useful and parasitic processor power over time. 
 
In order to improve the transistor’s gate control and switching speed, the 
contemporary CMOS industry has looked for alternative solutions to the 
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traditional planar transistor designs and substrates (8). Over the past several 
years, the CMOS industry has narrowed their focus into multi-gate field effect 
transistor designs (9) for improving the gate control, and strained substrates (10; 
11) to enhance carrier mobilities and ultimately the switching speed and drive 
currents.  One particular multigate transistor design, the FinFET (Figure 1.3), has 
gained considerable interest among the industry as a replacement (9). The 
FinFET has a tri-gate architecture and reductions of short-channel effects have 
been observed in these devices (12; 13).  
 
Figure 1.3  Schematic and layour of FinFET (14). 
 
This design provides gate control not only from the top of the channel, but 
also from the channel sides as well. This in itself improves the overall (on/off) 
gate control process; however, the drawback is that these devices require higher 
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operating voltages to achieve faster switching speeds (15). Bedell et al. (16) 
have reported that in the present FinFET technologies, the carrier mobilities are 
not seen to have been enhanced since the active region of these devices would 
require two opposite kinds of strain (i.e., tensile and compressive) on the same 
substrate, which would be possible by converting the tensile strain of silicon-on-
insulator substrates to compressive strain in localized regions via a combination 
of selective SiGe (>40%) growth. Such FinFET devices have not yet been 
experimentally demonstrated. However, similar embedded silicon/germanium 
layered structures that would provide process induced stressors in the source 
and drain regions have been theoretically modeled. The results of these 
simulations show only a modest performance increase, approximately one-half 
enhancement in mobility, as compared to similar size planar FETs (17). Process 
induced strain in a FinFET would be most effective if it was directly under the 
gate region, as its stressor’s effectiveness diminishes with depth. Incorporation of 
wafer level strain using SiGe-on-insulator (SGOI) and Strained Silicon-On-
Insulator (sSOI) in small pitched circuits may be possible by converting the 
tensile strain of sSOI to compressive strain by selective growth of silicon-
germanium. However, these types of configurations would certainly add 
complexities in a high volume manufacturing environment, which could 
negatively affect yield.  In this dissertation, I report a comprehensive 
experimental and theoretical study on the nature of carrier transport, of both 
electrons and holes, through narrow constricted crystalline Si “wall-like” long-
channels that were surrounded by a thermally grown SiO2 layer. The carrier 
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transport characteristics are evaluated as a function of dimensional scaling of the 
Si wall widths from 200 nm to 20 nm. The Si wall-widths were reduced by the 
process of thermal oxidation, where stress naturally accumulates in the channel. 
Basically, this structure configuration allows us to investigate the effects of 
strained regions that are “closing-in” from both sides. Additionally, as the wall-
widths approach the quasi-quantum regime, the carriers start to become confined 
and therefore react to the narrow paths, and possibly behave more like waves 
than particles (18), thus altering the macroscopic nature of resistance, 
capacitance, and inductance to a more exotic microscopic one (19). However, 
this transition into the quantum mechanical regime does not come about 
abruptly. Rather, there is a transition region in which the bulk properties begin to 
slowly weaken while the quantum effects begin to strengthen.  The effects of 
quantum confinement on carrier transport properties, however, have been 
primarily investigated in ternary and quaternary material heterostructures and 
superlattices, in which scattering is seen to enhance some modes of the 
electron-lattice interactions while suppressing others, thereby changing the 
relative value of the carrier’s effective masses of electrons and holes, as 
compared to bulk semiconductors (20). To date such studies in Si have been 
very limited.  I believe that these wall structures are a useful starting point for a 
broader study, as these can be configured into novel high density 3-D VLSI 
devices, where thermal effects, such as heat buildup, can also be efficiently 
managed (21).  
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The dissertation is organized as follows: In Ch. 2, the process for 
fabricating the crystalline Si wall structures is described, and the two electrode, 
metal-semiconductor-metal device structure fabrication is also discussed. In Ch. 
3 the experimental dc measurements as a function of wall width thickness are 
presented, including dark currents and photocurrents.  The electron and hole 
transient time responses and analysis are explained in Ch 4. Chapter 5 provides 
a detailed model to explain the role of strain effects and how they impact both the 
electron and hole mobilities, while a summary is given in Ch. 6. 
1.2 Description of Present Work 
In this dissertation, the results of a study where the carrier transport 
properties are evaluated as a function of dimensionally scaling crystalline 
silicon active channel wall widths from ~200nm to ~20nm.  The scaling was 
accomplished by the careful application of oxidation techniques on initially large 
structures using thermally grown oxidation which consumes the Si, thus 
reducing the width of the wall structures.  The fabrication methods employed in 
the development of these test structures are completely within the 
methodologies and techniques of typical production semiconductor foundries 
and result in much simpler geometries and less complex devices.  These wall 
structures take advantage of the lattice mismatch between the oxidation and 
the channel, the silicon dioxide serving as the stressing element naturally 
developing strain in the channel.  These wall structures will serve as a starting 
point for a broader study, as these can be configured into novel high density 3-
D devices with wrap-around gates achieving cylindrical geometry with a high 
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degree of sub-threshold current control.  Controlling sub-threshold currents 
minimizes quiescent thermal effects, and the devices may lead to efficient 
switching minimizing dynamic heating (22).   Additionally, the cylindrical 
geometry with a cylindrical gate oxide may diminish or eliminate the effects of 
oxide charging on the operation of a nanowire field effect transistor since the 
operation may rely on the electric fields between the gate and the source rather 
than channel inversion, a subject for follow-on investigations.  
The analysis of the data obtained for carrier transport employs the 
results of a theoretical development by a colleague where not only the use of 
deformation potentials was employed, but conduction band bending, valence 
band splitting with split carrier populations, with competing forces on carrier 
mobilities resulting in substantial overall gains in carrier mobilities in very thin 
structures.  
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Chapter 2 FABRICATION 
 
2.1 Rationale for Substrate Material 
 
Silicon on insulator (SOI) wafers with a top active layer of 〈100〉 (Figure 2.1) 
crystal orientation were used to fabricate the wall-like structured devices for this 
study. The initial SOI wafer was procured with a 1500 nm active layer on top of a 
3000 nm buried oxide (Figure 2.2). A scanning electron microscope (SEM) image 
of an actual wafer before processing is shown in Figure 2.3.  The SOI 
configuration with the insulating dielectric layer allowed complete electrical 
isolation of the Si wall-like structures from the underlying substrate, in other 
words, the devices are configured within the 1500 nm top active layer. Several 
types of processing techniques were applied to this structure including oxidation 
and etching to down-scale the wall widths of the final devices.  The rate of 
oxidation is a function of the particular crystallographic direction in which it is 
14 
 
applied (1), and an experimenter must be aware of the surrounding structure; the 
orientation for this wafer is shown in Figure 2.4. 
 
 
 
Figure 2.1  Silicon on insulator wafer with {100} indications (flats). 
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Figure 2.2  Silicon on insulator wafer cross-sectional layout and 
thicknesses of oxide and active layer. 
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Figure 2.3  SEM photograph of SiO2 wafer before processing. 
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Figure 2.4  Crystallographic orientation of the SiO2 wafer used for this study (2). 
 
All five samples in this study had an identical p-type active layer with a 
lightly doped concentration of 1014/cm3 boron atoms. Intrinsic SOI wafers would 
have been an ideal choice for the experiment, however, due to the commercial 
unavailability of 100% intrinsic material, the above choice of dopant type and 
concentration was adequate enough to minimize the effects of impurity 
scattering. Boron tends to segregate away from the Si interface and into the 
thermally grown oxide (3), thus reducing the impurity concentration near the Si 
interface with SiO2. Thus the segregation coefficient, which is defined as the ratio 
of the dopant concentrations in the oxide and silicon at the interface, is less than 
one in this case. The thermal oxidation process leads to the formation of an oxide 
trapped charge (Qot), which contributes to the formation of a depletion region 
18 
 
near the Si/SiO2 interface (4; 5).  When this oxide trapped charge is combined 
with the fixed charge (Qf) which naturally results from the excess Si atoms not 
reacted with the oxygen, and the interface trapped charge (Qit) which results from 
the mismatch between the number of atomic bonds in the Si crystal surface and 
the number of available bonds in the SiO2 layer, the total charge associated with 
the interface and oxide layer is Qot + Qf + Qit.  This charge forms a depletion 
region in Si that extends several nanometers away from the SiO2 interface (5; 6). 
Thus the effective Si cross-sectional wall widths were considerably narrower than 
the actual physical widths, due this formation of depletion regions from both 
sides. 
 
 
2.2  Crystalline Silicon Wall Nanostructure Fabrication 
 
In order to fabricate the wall structures, photoresist nano-scale pattering 
was required. The precursors to the wall structures were patterned using 
interferometric lithography (IL) (7) and reactive-ion-etching (RIE) (8; 9).  IL is a 
well-developed technique for inexpensive photoresist nano-patterning (10). A 
typical IL laboratory setup, shown in Figure 2.5, consists of a collimated laser 
beam incident on a Fresnel mirror (FM) arrangement (11), passed through a 
spatial filter, and mounted on a rotation stage for period variation. IL, in its 
simplest form, is interference between two coherent waves resulting in a 1D 
periodic pattern defined by 
𝜆/2𝑠𝑖𝑛𝜃                       (1) 
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where 𝜆 is the optical wavelength and 2𝜃 is the angle between the interfering 
beams, as shown in Figure 2.6.   As shown in Figure 2.6, there is no ?̂?-
dependence to an IL exposure pattern, which is limited only by the laser 
coherence length and beam overlaps (12), and therefore produces a columnar 
pattern in the photoresist as shown in Figure 2.7.  
 
 
 
Figure 2.5  Typical interferometric lithography system used to produce initial 
patterns (13). 
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Figure 2.6  Two-beam interference. Interference fringes at the x-y plane with a 
periodicity of Λ are formed by two linearly-polarized, monochromatic, plane 
waves. 
 
 
 
 
Figure 2.7  Interference lithography exposure pattern in photo-resist. 
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The 1D nanoscale patterns were first formed in the photoresist (Figure 
2.8) and followed by pattern transfer onto the underlying substrate with reactive 
ion etching (RIE) in a parallel plate reactor using SF6 plasma chemistry. Figure 
2.9 shows a schematic of a reactive ion etching system.  In an RIE system, the 
chamber is grounded, radio-frequency at 13.6 MHz is applied to the chamber at 
sufficient power to ionize the SF6 gas in the following reaction (14) 
 
𝑒 + 𝑆𝐹𝑥𝑔 → 𝑆𝐹𝑥−1𝑔 + 𝐹𝑔 + 𝑒.                (1) 
 
 
 
 
Figure 2.8  SEM photograph of 1D nanoscale patterns formed in the photoresist. 
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The electrons, being light and agile, move to the silicon target and charge the 
silicon producing an electric field between the silicon and the plasma.  The 
resulting electric field causes the more massive ions to move to the substrate 
and isotropic chemical etching occurs with the following reaction 
𝑆𝑖 + 4𝐹 → 𝑆𝑖𝐹4.                    (2) 
RIE has the capacity to produce anisotropic physical etching under the correct 
gas pressures where the ions bombard the surface and remove atoms.  
Therefore, following the correct procedures anisotropic etching was used to 
transfer the photolithographic pattern to the underlying silicon.  
 
Figure 2.9  Operation and layout of reactive ion etching chamber (15). 
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Figure 2.10 shows a SEM cross-sectional image of an array of nano-wall 
structures with a remaining layer of patterned photoresist after RIE has been 
performed. Note at this stage these structures are merely the precursors to the 
thin Si wall structures that are then reconfigured into a 
 
Figure 2.10  Initial wall structures that result from IL and RIE. 
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metal-semiconductor-metal (MSM) devices. After the photoresist was removed, 
the wall structures are thermally oxidized. The oxidation process accomplished 
two things. First, it consumes the Si, and thus thins the wall width. Second, the 
thermally grown oxide preserves a low defect, clean Si/ SiO2 interface, and at the 
same time passivates the surfaces of the nanostructures (12; 16). The Si/SiO2 
interface has low defects, and it is important to note that strain is present at the 
interface and it reduces with distance from the interface. This reduction in strain 
as a function of depth has been seen experimentally in Si/SiO2 interfaces using a 
scanning transmission electron microscope using Z-contrast imaging which 
produces strain contrast imaging (17). Using this technique, the 1/𝑒 decay length 
was measured at approximately 1 nm. As noted above, the modeling of the 
thermal oxidation parameters needed for the desired active channel thickness 
was complicated due to the fact that in a three dimensional wall structure there 
are several crystal lattice orientations that have different thermal oxidation rates. 
As a first order approximation, the average values of oxidation rates between the 
various lattice orientations, i.e., oxygen flow rate, pressure, temperature, and 
time were used. These parameters were then fine-tuned empirically during the 
actual thermal oxidation runs. Figures 2.11–2.13 show SEM images of the cross-
sectional views of the wall structures after the respective thermal oxidations. As 
can be seen from the SEM images, due to the high aspect ratio of these 
structures the oxidation rate was not fully uniform throughout the height of the 
walls. The rate was faster at the top part of the walls and slower at the bottom 
part due to higher availability of oxygen atoms in the upper regions. The resulting 
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wall-like Si structures surrounded by the thermally grown oxide are then 
configured into the active region of the MSM devices as described in the next 
section. 
 
 
 
Figure 2.11  SEM cross sectional view of 200 nm channel wall structure. 
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Figure 2.12  SEM cross sectional view of 95 nm channel wall structure.  
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Figure 2.13  SEM cross sectional view of 40 nm channel wall structure. 
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2.3  MSM Device Fabrication 
 
The wall structured samples were configured into two terminal metal-
Si/nanowall-metal (i.e., MSM) devices for optical and electrical characterization. 
The MSM device configuration was specifically designed so the total current 
would flow within the wall boundaries between the electrodes. This allowed the 
physical cross-section of the wall structures to dictate the current flow properties. 
The mesa structures were fabricated to cut off any stray current paths that could 
bypass the intended active region (wall) carrier path. After the walls were 
oxidized to achieve the desired wall width, the thermally grown oxide was 
selectively removed from the planar un-textured Si pad locations (Figure 2.14) 
using an appropriate photo-mask and a chemical 1:6 buffered oxide etch (BOE) 
process. Following the resist removal, the samples were cleaned using a sulfuric-
acid/hydrogen-peroxide solution, and a DI (deionized) water rinse followed by a 
nitrogen gas dry step. The samples were then re-patterned using photoresist, 
and a second mask was used in the process to form the electrode contact 
regions. Three separate evaporations (30 nm of Ni) were performed. The first 
one was performed at a normal incidence to the sample surface and the other 
two at a 30° tilt angle in order to ensure complete coverage of the mesa step 
height. After Ni evaporation, liftoff was performed to remove the unwanted metal 
and resist using acetone. Following a thorough rinse using methanol/DI-water, 
the samples were again dehydrated and spin-coated with a thick resist layer. The 
samples were patterned using a final metallization mask set. A layer of Cr and Au 
was evaporated on the electrode regions. 30 nm/200 nm of Cr/Au were 
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evaporated and liftoff process was used to remove the resist and unwanted 
metal.  Figure 2.15 is a SEM photograph of silicon mesas surrounded by oxide 
with metallized contacts. Figure 2.16 shows SEM pictures of a fully fabricated 
wall device suitable for electrical characterization. 
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Figure 2.14  Oxide removal from electrical pad area, ready for subsequent 
electrical contact formation. 
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Figure 2.15 SEM photograph of silicon mesas surrounded by oxide with 
metallized contacts. 
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Figure 2.16  SEM photograph of completed MSM devices. 
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Chapter 3  
ELECTRICAL AND OPTICAL STEADY STATE MEASUREMENTS 
 
 
3.1  Dark Current Measurements 
 
At room temperature and at thermal equilibrium conditions only a small 
number of carriers are thermally generated (as dark current) for a Si bandgap of 
1.15 eV. At low bias voltages (linear region of operation), the slope of the current 
versus voltage (I-V) dark current is proportional to the device resistance and 
material resistivity as shown in equation 1,  
 
𝜌 =
1
𝜎
=
1
𝑞(𝑛𝜇𝑛+𝑝𝜇𝑝)
                       (1) 
 
where 𝜌  is the resistivity in Ω − 𝑐𝑚, 𝜎  is the conductivity in Siemens/cm (𝑆/𝑐𝑚), 
𝑞 is the electronic charge, 𝑛 and 𝑝 are the concentrations of electrons and holes 
respectively in 𝑐𝑚−3, 𝜇𝑛 and 𝜇𝑝 are the carrier mobilities in 𝑐𝑚
2 𝑣 − 𝑠⁄ . The dark 
current includes contributions of thermally generated carriers from both the wall 
channels and the metal/semiconductor contact regions. The current density, 
resistance, and total current, follow the following linear relationships as shown in 
equations 2, 3 and 4 
 
𝐽 = 𝜎𝐸                        (2) 
𝑅 =
𝜌𝑙
𝑤ℎ
                        (3) 
37 
 
𝐼 = 𝑅𝑉                        (4) 
 
where  𝐽 is the current density in amps/m2, 𝐸 is the electric field in volts/meter, l, 
w, h are the length, width, and height of a material with l in the direction of current 
flow and the electric field, 𝑅 is the resistance in ohms, 𝐼 is the total current in 
coulombs/sec, and 𝑉 is the applied potential in volts.  
At higher biases (higher applied voltage, 𝑉), the current saturates when all 
thermally generated carriers are collected. Any further increase in the current can 
be attributed to leakages across the contact metal-semiconductor barrier and to 
nonlinear generation of carriers across the barrier (1). The back interpolation of 
this leakage current to the zero bias (0 V) condition is a measure of the saturated 
dark current (Ids).  
The thermal equilibrium condition can be perturbed by the process of 
carrier injection by either optical or electrical means (2).   When the 
semiconductor is illuminated with photons having energy greater than the 
bandgap energy, 𝐸 = ℎ𝜈 > 𝐸𝑔, in this case  𝐸𝑔 = 1.15 𝑒𝑉  for silicon, electrons 
can be elevated to the conduction band leaving a hole in the valence band, and 
both contribute to conduction as in equation 1.   
A semiconductor’s carrier population under illumination establishes a new 
equilibrium when the rate of generation of carriers equals the recombination of 
carriers. Although the photocurrents in the presence of a bias are a few orders of 
magnitude larger than the thermally generated dark currents, the analysis of the 
photocurrent (Ips) I-V function is the same as the dark current (Ids) IV plots. For dc 
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response analysis, two sets of measurements were performed. These include: (i) 
dark currents as a function of wall width thickness, and (ii) photocurrents as a 
function of wall width thickness. These results are discussed and analyzed 
below. 
 
3.2  Dark Current Versus Wall Width Thickness 
 
To study the carrier conduction properties versus dimensionally scaling 
down the width of the wall structures into the nano-regime, the samples were 
characterized in batches. Using samples with wall widths of 200 nm, 95 nm, 75 
nm, 40 nm, and 20 nm, the room temperature dark currents were measured with 
a probe station and digital I-V curve tracer. 
As shown in Figure 3.1, only the physical cross-sectional area of the wall 
widths was reduced, and that by reducing the width ‘w’ from 200 nm to 20 nm.   
From Ohm’s law, equation 4, the resistance is inversely proportional to the cross-
sectional area, and in particular to ‘w,’ and should therefore increase as the area 
is reduced since all other parameters of equation 4 are constant including the 
resistivity (in units of Ω − 𝑐𝑚). However, as can be seen from the Figure 3.2, the 
resistivity is not constant but drops significantly as the width of the wall is 
reduced below 95 nm. This reduction in resistivity suggests that there is an 
increase in conductivity as the wall thickness decreases from 95 nm to 20 nm. 
The conductivity is a function of carrier mobility and density as shown in equation 
5. 
𝜎 = 𝑞(𝜇𝑛𝑛 + 𝜇𝑝𝑝)                 (5) 
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where 𝜇𝑛 is the electron mobility and 𝜇𝑝 is the hole mobility, n is the electron 
carrier density in 𝑐𝑚−3, p is the hole density.  The mobility is a function of carrier 
velocity and electric field as shown in equation  6 
 
 
 
 
 
 
 
 
 
 
 
 
𝑢 =
𝑣𝑥
ℰ
                          (6) 
where 𝑣𝑥 is the velocity of either electrons or holes and ℰ is the electric field in 
volts/cm.  Since the number of thermally generated carriers, 𝑛 and 𝑝 in equation 
5, is directly proportional to the volume of the active region, any increase in the 
conductivity, as the wall width cross-sectional region decreases from 95 nm to 20 
nm, cannot be attributed to the volume of the semiconductor material, but must 
be the result of a substantial increase in the carrier mobility and hence velocity 
L 
w 
h 
Figure 3.1  Geometry of crystalline silicon wall structure, dimension 'w' was varied 
in the experiment. 
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using equation 6. Confirmation of this hypothesized mechanism was obtained 
with the use of transient time analysis as discussed in section 3.2. 
 
 
 
Figure 3.2  Resistivity as a function of active wall width of nanowall structure. 
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3.3  Photocurrents versus Wall Width Thickness 
 
DC steady state photocurrents were measured using a 365 nm 
wavelength, 1.132 W/cm2 argon-ion laser and a 633nm wavelength, 3.96W/cm2 
HeNe laser. The laser beam spot diameter was less than 8 𝜇𝑚 and was focused 
within the active region of the electrode spacing covering several wall structures. 
By using 365 nm and 633 nm wavelengths, a more complete insight into 
absorption and carrier transport as a function of wall thickness can be achieved. 
At 365 nm, absorption occurs within the top first 10 nm of the Si wall structures 
with heights of 1500 nm. For 633 nm the total photon absorption extends through 
the entire wall height. Figures 3.3 and 3.4 show the conductivity versus wall 
thickness profiles, respectively. As can be noted from the figures, a peak in the 
conductivity occurs around the 40 nm (physical wall width) samples followed by a 
decrease around 25 nm width samples. The analysis follows as in section 3.2 
and shows that carrier velocities are increasing.  The rationale behind this 
phenomenon can be explained through the effects of strain inside the wall 
structures that affect the carrier mobilities as the dimensions are reduced, as 
discussed in Chapter 5. 
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Figure 3.3  Conductivity as a function of active nanowall width for 365 𝑛𝑚  and 
633 nm wavelengths. 
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CHAPTER 4   
TRANSIENT TIME RESPONSE MEASUREMENTS 
 
4.1  Description of Experiment  
 
The schematic of the pulsed carrier transport experiment is shown in Figure 
4.1. This setup is based on a modified version of the Haynes-Shockley 
experiment (1). This measurement provides an unambiguous direct measure of 
the actual transit time of electrons and holes through the channel. When a 
narrow pulse of light strikes the wall structured active region of the device near 
the left electrode as shown in Figure 4.1, equal number of electrons and holes 
are generated, and are then subjected to diffusion and drift forces in the 
presence of an electric field. Based on the experimental configuration, the 
electrons will be rapidly collected near the positively biased electrode and the 
holes will have to travel the entire channel to the negatively biased electrode. 
From the measured time response signal profile at the opposite electrode, the 
hole transient time limited carrier velocity can be determined, provided the carrier 
lifetime is greater than the total transit time (2). If the optical pulse of 
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Figure 4.1  Schematic of modified Haynes-Shockley experiment. 
light strikes near the opposite electrode, the holes will be rapidly collected and 
the electrons would have to transit through the channel, thus the measured 
signal at the opposite electrode would be electron transit time limited. The pulsed 
response measurements were taken using a 150 − 𝑓𝑠 duration excitation at 
400 𝑛𝑚 from a cw modelocked 𝑇𝑖: 𝐴𝑙2𝑂3 laser (doubled for the short 
wavelength, 0.2 𝑚𝑊 average power at a 77 𝑀𝐻𝑧 repetition rate). The wall 
structured MSM devices were probe tested using an 18 𝐺𝐻𝑧 probe and a high-
speed digital sampling oscilloscope with an approximately 1 𝑝𝑠 resolution 
capability. The laser spot size was 1 𝜇𝑚 in diameter and the electrode gaps were 
8 𝜇𝑚. Normal incidence was used for the experiment. The time response 
measurements were taken for low electric field strengths 3𝑥103  𝑉/𝑐𝑚, (2.5 𝑉 
across 8 𝜇𝑚 gap) thus avoiding velocity saturation. Before the experimental data 
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and analysis are provided, it is useful to review the three primary factors that can 
impact the carrier transport through a semiconductor region. These factors are:  
 Field dependent velocity of carriers through the active region. At high E-
fields, the velocities of both electrons and holes in Si saturate at about 
1𝑥107  𝑐𝑚/𝑠 (3), provided the field within the electrodes exceeds the saturation 
value for most of its length, we can assume that the carriers move with an 
average velocity drift. Velocity saturation is not an issue in our experiment since 
the applied field is much lower than what is required for saturation.  
• Diffusion of carriers in the active region. The time it takes for carriers to 
diffuse a distance d is 𝜏𝑑𝑖𝑓𝑓 = 𝑑
2/2𝐷  where 𝐷 is the carrier diffusion coefficient. 
The diffusion of carriers becomes a two dimensional process as the thickness of 
the Si wall-structures is reduced and carriers are physically constricted in 
movement by the Si/SiO2 interfaces from all sides.  
•  Junction and parasitic capacitance effects. A metal semiconductor junction 
under reverse bias exhibits a voltage-dependent capacitance caused by the 
variation in stored charge at the junction represented by the relation 
 
𝐶𝑗 = (
𝐴
2⁄ )√2𝑒𝜖𝑜𝜖𝑟𝑁𝑑 𝑉⁄                 (1) 
 
where A is the junction cross-sectional area, Nd is the ionized donor density, 𝜖𝑟 is 
the dielectric constant, and 𝑉 is the junction voltage. This capacitance is usually 
quite small for MSM device structures as a result of their planar electrode design. 
There are also parasitic circuit capacitances associated with the probing and 
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cabling that usually dominate the electrical response as well as the limiting 
response of the electronics. For this study, all film devices have an identical 
circuit limitation.  
Figure 4.1 shows the bias polarity of our experiment in which the left 
electrode polarity is positive and the right electrode is ground. With this bias 
configuration once a pulse of light with a spot size <1 lm, as in the case of our 
experiment, strikes within the active region, the holes travel towards the right 
electrode and the electrons travel in the opposite direction towards the left 
electrode.  From the experimental results of the time response measurements for 
200 nm, 95 nm, 40 nm, and 20 nm thick wall devices for both electron and hole 
dominated signals the rise times were found.   From a first pass, as the thickness 
of the wall-channels is decreased, the time response signal decays faster.   In 
particular, in the case of the 40 nm and 20 nm thick walls, the signal decays over 
an order of magnitude faster than the 200 nm sample for both electrons and 
holes. The rise time of the signals is an important parameter, since it directly 
provides the carrier transit time (4). The transit time (td) is defined as the time-
lapse from the moment when the pulse of light strikes one end of the active 
region of the MSM, near one electrode, and the moment when the 
photogenerated carrier signal is detected at the opposite electrode. From the rise 
time data, we can determine the carrier mobilities as a function of wall thickness 
as follows (4). 
 
 
48 
 
4.2  Data Analysis 
 
First from the experimental time response measurements, we can 
calculate the average carrier velocities by applying the given relation  
 
𝑉𝐶𝑎𝑟𝑟𝑖𝑒𝑟−𝑉𝑒𝑙𝑜𝑐𝑖𝑡𝑦 =
(𝐸𝑙𝑒𝑐𝑡𝑟𝑜𝑑𝑒 𝑔𝑎𝑝)
𝑡𝑑
 (
𝑐𝑚
𝑠
)          (2) 
 
where td is the average time it takes for the pulsed carrier signal to cross the 
electrode gap distance. The pulse travels in the presence of a field and expands 
from its originating point due to diffusion (5). In this case, we are ignoring the RC 
time delay that the pulsed signal experiences once it reaches the edge of the 
depletion region near the electrodes since the widths of the depletion regions are 
very small in the sub-micron range compared to the electrode gap which is 8 um 
in length. By definition, the average carrier mobility can be written as 
 
𝜇𝑎𝑣𝑔 =
𝑣𝐶𝑎𝑟𝑟𝑖𝑒𝑟−𝑉𝑒𝑙𝑜𝑐𝑖𝑡𝑦
𝑉𝑏𝑖𝑎𝑠 (𝐸𝑙𝑒𝑐𝑡𝑟𝑜𝑑𝑒 𝑔𝑎𝑝)⁄
              (3) 
 
where Vbias is the external bias applied to the electrodes.  
Figure 4.2 shows a plot of average field dependent electron and hole 
limited mobility values using experimental values of rise time, td, and the above 
expression as a function of wall thickness. 
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Figure 4.2  Carrier mobility values calculated from direct measure of rise time as 
a function of wall thickness. 
 
We know that the carrier transport of electrons and holes in the thickest wall 
sample (200 nm) is essentially similar to the transport properties in bulk silicon. 
However, we observe a considerable increase in low field dependent mobility 
values below 75 nm wall thicknesses. Recall the fact that we actually have much 
narrower effective cross-sectional regions from which carriers propagate due to 
the repulsive nature of the boundary at the Si/SiO2 interface, and the carrier 
profile tends to peak a certain distance away from the interface close to the 
center of the wall structures (6). At these nanoscales, we must account for the 
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strain effects, which include the reversal splitting of light- and heavy-hole bands 
as well as the decrease of conduction-band effective mass by reduced Si 
bandgap energy. These strain effects are formulated in our microscopic model 
for explaining the experimentally observed enhancements in both conduction- 
and valence-band mobilities with reduced Si wall thickness, i.e., consider the 
case where the hole mobility is given by 
 
𝜇ℎ = 𝑒𝜏ℎ 𝑚ℎ
∗⁄                       (4) 
 
where 
 
1 𝑚𝑖𝑗
∗ = (1 ℏ⁄ )(𝜕2𝐸(𝑘) 𝜕𝑘𝑖𝜕𝑘𝑗⁄ )⁄ .              (5) 
 
The narrower light-hole band dominating the transport can have a 
significant enhancement on the overall mobility which is consistent with our 
experimental result. Specifically, the enhancements of the valence-band and 
conduction-band mobilities are found to be associated with different aspects of 
physical mechanisms. The role of the biaxial strain buffering depth is elucidated 
and its importance to the scaling relations of wall-thickness is reproduced 
theoretically. A detailed theoretical model is described in Chapter 5 which 
explains our experimental results in a comprehensive manner. 
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Chapter 5   
THEORY AND ANALYSIS 
 
5.1  Crystal band structure 
 
 The periodicity of the potential of the crystal lattice is the underlying cause 
of the difference between carrier propagation in an ideal homogenous, isotropic 
media such as a vacuum and in a crystal lattice structure.   The periodicity of the 
lattice is incorporated into the electron dynamics via the potential function in the 
Shrödinger equation.  The time independent one dimensional version of this 
equation utilizing the one-electron approximation leads to a description of 
allowed electron energies and quantum states for a crystal (1).  The one-electron 
approximation is  reasonable since the forces exerted on a single electron by 
other charges average to zero over any reasonable time length and therefore 
electrons only experience forces due to the lattice potential (1). 
 The simplest one-dimensional periodic potential is shown in Figure 5.1. 
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Figure 5.1  The periodic potential used by Kronig-Penney in their one-
dimensional model (1). 
 Kronig and Penney applied the Bloch form of the wave function, Ψ(x) =
𝑒𝑖𝑘𝑥𝑢(𝑥), to the Shrödinger equation  
𝑑2Ψ
𝑑𝑥2
+
2𝑚
ℏ2
[ℇ − 𝑉(𝑥)]Ψ(x) = 0.                (1) 
The wave equation, 𝑢(𝑥), must satisfy the one dimensional Shrödinger equation 
for each potential in the unit cell.  Substitution of Ψ(x) results in the following 
second order differential equation: 
𝑑2𝑢
𝑑𝑥2
+ 2𝑖𝑘
𝑑𝑢
𝑑𝑥
− (𝑘2 − 𝛼2 +
2𝑚𝑉(𝑥)
ℏ2
) 𝑢(𝑥) = 0                 (2) 
where 
𝛼2 = 2𝑚ℇ ℏ2⁄ ,                           (3) 
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𝑚 is the mass of an electron, ℇ is the energy of an electron, 𝑘 is the 
wavenumber, ℏ is Planck’s constant divided by 2𝜋.   
 Since the potential exists in piecewise form, the equation must be solved 
for each region: 
𝑑2𝑢1
𝑑𝑥2
+ 2𝑖𝑘
𝑑𝑢1
𝑑𝑥
− (𝑘2 − 𝛼2)𝜇1(𝑥) = 0               (4) 
𝑑2𝑢2
𝑑𝑥2
+ 2𝑖𝑘
𝑑𝑢2
𝑑𝑥
− (𝑘2 − 𝛽2)𝜇2(𝑥) = 0               (5) 
Where 
𝛽2 = 2𝑚(ℇ − 𝑉𝑜)/ℏ
2. 
 
The solution to these equations are: 
𝑢1(𝑥) = 𝐴𝑒
𝑖(𝛼−𝑘)𝑥 + 𝐵𝑒−𝑖(𝛼+𝑘)𝑥,                       (0 < 𝑥 < 𝑏)          (6) 
𝑢2(𝑥) = 𝐶𝑒
𝑖(𝛼−𝑘)𝑥 + 𝐷𝑒−𝑖(𝛼+𝑘)𝑥,                     (−𝑐 < 𝑥 < 0)         (7) 
 
The constants, 𝐴, 𝐵, 𝐶, and 𝐷 can be found by requiring the wave functions and 
their derivatives be continuous at boundaries 𝑥 = 𝑏 and 𝑥 = 𝑐.  These 
requirements result in the following dispersion relation (1): 
[1 +
𝑉𝑜
2
4ℇ(ℇ−𝑉0)
𝑠𝑖𝑛2𝛽𝑐]
1
2⁄
cos(𝛼𝑏 − 𝛿) = 𝑐𝑜𝑠𝑘𝑎(6), (ℇ > 𝑉𝑜)        (8) 
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[1 +
𝑉𝑜
2
4ℇ(ℇ−𝑉0)
𝑠𝑖𝑛ℎ2𝛽𝑐]
1
2⁄
cos(𝛼𝑏 − 𝛿′) = 𝑐𝑜𝑠𝑘𝑎(6), (0 < ℇ < 𝑉𝑜)     (9) 
Where 
𝑎 is the lattice constant 𝑏 + 𝑐 and 
𝑡𝑎𝑛𝛿 = −
𝛼2+𝛽2
2𝛼𝛽
𝑡𝑎𝑛𝛽𝑐                             (10) 
𝑡𝑎𝑛𝛿′ =
𝛾2−𝛼2
2𝛼𝛾
𝑡𝑎𝑛ℎ𝛾𝑐                                (11) 
𝛼2 − 𝛽2 = 𝛼2 + 𝛾2 = 2𝑚𝑉𝑜 ℏ
2⁄                    (12) 
These equations, which constitute the dispersion relation resulting from the use 
of the 1D time independent Shrödinger equation, place restrictions on values of 
𝛼𝑏 − 𝛿 where quantum states of the system cannot exist. Since this is related to 
the electron energy through equation 3, this states that there are energies where 
no quantum states can exist.  Since energy is given in terms of the parameter 𝛼, 
choosing a value of 𝛼 determines both energy and crystal momentum (ℏ𝑘) by 
equations 8 and 9.  Doing so for many such 𝛼’s generates the following energy 
versus wavenumber, or ℇ versus 𝑘 diagram as shown in Figure 5.2. 
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Figure 5.2  Dispersion relation for the single electron model, the Kronig- Penney 
periodic potential, showing energy vs crystal momentum (1). 
 
The dispersion diagram is typically shown in a reduced zone format as shown in 
Figure 5.3. As shown in Figure 5.2, the band edges are defined for 𝑘 = 𝑛
𝜋
𝑎
, 𝑛 =
0, 1, 2, ….  These values for the wavenumber also satisfy the Bragg condition and 
the area within the band define the Brillouin zones (1). 
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Figure 5.3 Reduced zone format for energy-momentum band diagram of Figure 
5.2 (1). 
 
 The dispersion relation for a free electron is: 
ℇ = ℏ𝜔 =
ℏ2𝑘2
2𝑚
.                       (13) 
The energy of the particle moves with the group velocity 𝑑𝜔 𝑑𝑘⁄  as follows: 
𝑑𝑣𝑔
𝑑𝑡
=
𝑑
𝑑𝑡
(
𝑑𝜔
𝑑𝑘
) =
𝑑
𝑑𝑘
(
𝑑𝜔
𝑑𝑘
)
𝑑𝑘
𝑑𝑡
=
1
ℏ2
𝑑2ℇ
𝑑𝑘2
𝑑(ℏ𝑘)
𝑑𝑡
            (14) 
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And using classical mechanics the work done on an electron can be expressed 
as follows (1): 
𝑑𝑊𝑒 = 𝐹𝑒𝑑𝑥 = 𝐹𝑒𝑣𝑔𝑑𝑡 = 𝐹𝑒
𝑑𝜔
𝑑𝑘
𝑑𝑡,              (15) 
𝑑𝑊𝑒 = 𝑑ℇ =
𝑑ℇ
𝑑𝑘
𝑑𝑘 = ℏ
𝑑𝜔
𝑑𝑘
𝑑𝑘.                     (16) 
When these are equated: 
𝐹𝑒 =
𝑑(ℏ𝑘)
𝑑𝑡
                              (17) 
and when this is substituted into equation 14: 
𝑑𝑣𝑔
𝑑𝑡
=
1
ℏ2
𝑑2ℇ
𝑑𝑘2
𝐹𝑒 =
𝐹𝑒
𝑚∗
                  (18) 
where  
𝑚∗ =
ℏ2
𝑑2ℇ 𝑑𝑘2⁄
 .                          (19) 
This result can be generalized to the Kronig-Penney periodic potential in that the 
effective mass is a function of the curvature of the energy band functions. 
Additionally the effective mass is a result of the periodic lattice potential and 
varies with crystal momentum.  In this model, the electron is effectively a free 
particle that responds to external forces but with a modified mass.  Further, at the 
top of the band, the curvature is negative, suggesting a negative mass.  Under 
the influence of an electric field in the x-direction, this would produce a positive 
acceleration along the x-direction.  Therefore, a positive sign is assigned to the 
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charge and the mass rather than a negative charge and negative mass, and it is 
called a hole. 
 The Kronig-Penney model can be extended to three dimensions, the 
effective mass then becomes a tensor defining a unique effective mass for each 
direction in a crystal, and complex energy band structures result such as that for 
silicon as shown in Figure 5.8 below. Additionally, band diagrams calculated from 
an analysis of atoms arranged in a diamond lattice as the interatomic spacing is 
reduced from infinity as shown in Figure 5.5 become three dimensional in nature, 
as shown in Figure 5.4 with energy band features and effective masses 
dependent upon direction in the crystal.  Further, the effective mass used in 
calculations of current conduction based on mobilities must incorporate an 
average mobility modified by mobilities weighted by respective carrier 
concentrations.  Experimentally, the mobilities were calculated based on carrier 
velocities from which the ratio of carrier lifetime to effective mass can be 
calculated as: 
𝜇 =
𝑣𝑐
𝐸
=
𝑒𝜏
𝑚∗
                        (20) 
where 𝜇 is the mobility of a carrier (electron or hole), 𝑣𝑐 is the carrier speed, 𝐸 is 
the electric field, 𝑒 is the electronic charge, 𝜏 is the carrier lifetime, and 𝑚∗ is the 
carrier effective mass.  
Theoretically the carrier mobilities are calculated based on band 
degeneracy with averaged weighted mobilities, modified carrier lifetimes, and 
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modified effective masses as shown below.  The two are plotted together in 
Figure 5.13.  
 
Figure 5.4  Energy versus wave vector from plots of constant energy contours 
along various crystal directions (2). 
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5.2  Theoretical development of deformation potentials 
 
The above analysis applies to a lattice in equilibrium at lattice constant 
‘a’ in Figure 5.5.  The effect of the deformation of the crystal lattice by external 
forces (stress) such as acoustic waves on carrier mobilities (also termed lattice 
scattering, the dominant scattering mechanism in this experiment since 
samples are lightly doped) in non-polar crystals was investigated by Bardeen 
and Shockley (3).  Their objective was to determine shifts in the energy band 
edge of both the conduction and valence bands associated with dilations of the 
crystal produced by thermal vibrations.  At the time this experiment was 
conducted, direct calculations of energy bands from first principles was not 
possible.  Therefore the theory was confirmed from experimental data since 
quantities calculated from the mobilities would be definitively related to effects 
produced by external forces such as acoustic waves, pressure and 
temperature.   
In their paper they estimated the interaction between charge carriers and 
acoustical waves in non-polar crystals subject to the following assumptions 
𝜆𝑒− ≫ 𝑎                            (21) 
𝐸𝑝ℎ𝑜𝑛𝑜𝑛 ≪ 𝑘𝑇                   (22) 
𝐸𝑝ℎ𝑜𝑛𝑜𝑛 ≪ 𝐸𝑒−                  (23) 
where 𝜆𝑒− is the wavelength of a room temperature electron, 7𝑥10
−7 cm, and is 
large compared to the lattice constant 𝑎, 𝐸𝑝ℎ𝑜𝑛𝑜𝑛 is much less than 𝑘𝑇 (.0259 
eV), and additionally 𝐸𝑝ℎ𝑜𝑛𝑜𝑛, the phonon energy is much less than the energy 
of a thermal electron (𝐸𝑒−).  Under these assumptions the acoustical phonons 
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can be treated by classical statistical methods (3).  The authors extended the 
method of effective mass to gradual shifts in energy bands resulting from 
deformations of the crystal lattice and coined the term ‘deformation potentials’ 
to refer to the effective potential which corresponds to the position of the energy 
band edge as it is affected by the gradually varying dilation of the acoustic 
wave.  The deformation potential is used in the formulation of the relaxation 
time for an electron scattered from an initial state to a final state, from which the 
mean free path and mobility are calculated.  
In Fig. 5.5 is shown a typical energy band diagram for a non-polar crystal 
such as in this case diamond, and in general for silicon, that results when 
atoms with discrete energy levels are brought close enough together that 
individual electronic waves interact and form energy bands as a result of a 
periodic lattice.  A perturbing influence such as an applied electric field causes 
the conduction and valence bands to move in the same direction and results in 
no change to the energy gap since 𝐸𝑔 = 𝐸𝑐 − 𝐸𝑣.   A small dilation or 
contraction of the lattice constant resulting from a longitudinal wave however, 
causes the energy band structure as shown in Fig. 5.5 to change the 
separation energy between the conduction band and the valence band. 
Ultimately this perturbation will affect carrier mobilities.   
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Figure 5.5  Energy band diagram for diamond versus lattice spacing (12). 
As defined in the paper, the dilation or contraction of the position of the 
conduction band is a result of strain from, in this case, the stress of acoustic 
lattice waves, and is expressed as, 
 
𝐸(𝜖𝑖𝑗) = 𝐸0 + 𝐸1∆                  (24) 
 
for the conduction band edges 𝐸𝑐 or 𝐸𝑣 where  
 
∆= 𝜖11 + 𝜖22 + 𝜖33                    (25) 
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since off diagonal strains are zero due to symmetry arguments.  Likewise, the 
energy expressed in terms of the crystal momentum P will be  
 
𝐸(𝑃, 𝜖𝑖𝑗) = 𝐸0 + ∑ 𝜖𝑖𝑗𝐸𝑖𝑗(𝑃)𝑖𝑗 .              (26) 
 
When 𝐸𝑖𝑗 is expanded about small crystal momentum 𝑃, after neglecting terms 
in 𝑃2 x strains, the following results: 
 
𝐸(𝑃, 𝜖𝑖𝑗) = 𝐸𝑜(𝑃) + 𝐸1∆.                (27) 
 
This result gives the energy for a state with a particular P as a result of strain 
with ∆= 𝜖11 + 𝜖22 + 𝜖33, where off diagonal elements of the strain are zero as a 
result of symmetry.  Bardeen and Shockley then show that in a strained lattice 
the crystal momentum P having a factor exp(iP∙r) will have energy  
 
𝐸(𝑃, 𝜖𝑖𝑗) = 𝐸𝑜(𝑃) + ∑ 𝜖𝑖𝑗𝐸𝑖𝑗(𝑃).𝑖𝑗               (28) 
 
 When P is small compared to the Brillouin zone, the energy Eij can be 
expanded in a power series resulting in the following: 
 
𝐸(𝑃, 𝜖𝑖𝑗) = 𝐸0 + 𝐸1∆ + 𝑡𝑒𝑟𝑚𝑠 𝑖𝑛 𝑃
2.             (29) 
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The second term, 𝐸1∆, is the deformation potential in Bardeen-Shockley’s work 
(3) and is shown to be equivalent to a perturbing potential (𝑉𝑝) resulting from 
lattice waves (phonons) that couple to electrons resulting in scattering from 
momentum state P to P’ in accordance with Fermi’s Golden Rule and subject to 
the selection rule 
 
𝑃′ = 𝑃 ± ℏ𝐤 ± ℏ𝐊                  (30) 
                                                             
in the matrix 
𝑀(𝑷, 𝑷′) = ∫ 𝛹∗(𝑃′)𝑉𝑝𝛹(𝑃)𝑑𝜏.             (31) 
                                                  
that determines the scattering probably from state P to P’, where 𝜓 is the 
modified wave function at the band edge, modified by an amplitude function 
derived from the solution to Shrodinger’s equation using the deformation 
potential. 
 A distortion is mathematically expressed in terms of a displacement of 
the atom centered at the lattice position 𝒓𝑛 as 
𝛿𝑹𝑛 = 𝛿𝑅(𝒓𝑛).                   (32) 
In their work, it is shown that 𝐸1∆ is approximately equivalent to 𝑉𝑝 and 
therefore, using 𝐸1∆ for 𝑉𝑝 in equation 31 the matrix element can be evaluated.   
 The displacement of an atom at 𝑹𝒏 as a result of a phonon is 
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𝛿𝑹 = 𝑁
1
2⁄ 𝒍𝑘(𝑎𝑘𝑒𝑥𝑝(𝑖𝒌 ∙ 𝑹𝒏) + 𝑎𝑘
∗ exp(−𝑖𝒌 ∙ 𝑹𝒏))        (33) 
Where 𝒍𝑘 is a unit vector in the direction of the displacement and 𝑁 is the 
number density of atoms in a unit volume, and 𝒌 is the wavevector of phonons.   
   The divergence of the displacement is the dilation of the lattice as follows: 
∆(𝒓) = 𝑑𝑖𝑣𝛿𝑹(𝒓) = 𝑖𝑁
−1
2 (𝒌 ∙ 𝒍𝒌)[𝑎𝑘 exp(𝑖𝒌 ∙ 𝒓) − 𝑎𝒌
∗ exp(−𝑖𝒌 ∙ 𝒓)]   (34) 
where ∆(𝒓) is the lattice deformation and 𝒓 is the vector direction to an atom in 
the crystal.  𝑎𝑘 is the amplitude of the lattice wave, the magnitude of such a 
wave is: 
|𝑎𝑘|
2 = 𝑘𝑜𝑇 2𝑀𝑘
2𝑐𝑙
2⁄                   (35) 
where 𝑘0 is Boltzmann’s constant, 𝑀 is the mass of an atom, and 𝑐𝑙 is the 
velocity of a longitudinal lattice wave.   When the operation in equation 31 is 
conducted using equation 34, it is found that 
|𝑀(𝑷, 𝑷′)|
2
= 𝐸1
2𝑘0𝑇 2𝑁𝑀𝑐𝑙
2 =⁄ 𝐸1
2𝑘0𝑇 2𝜌𝑐𝑙
2⁄             (36) 
Where 𝜌 = 𝑁𝑀 and the elastic constant can be substituted for 𝑐𝑖𝑖 = 𝜌𝑐𝑙
2.  The 
reciprocal for the relaxation time can be found (2; 3)by performing the following 
integration: 
1 𝜏⁄ = (𝑚𝑒𝑃 𝜋ℏ
4⁄ ) ∫ |𝑀(𝑷, 𝑷′)|
2
(1 − cos 𝜃)𝑠𝑖𝑛𝜃𝑑𝜃
𝜋
0
      (37) 
where 𝜃 is the angle between P and P’, resulting in 
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1 𝜏⁄ = 𝑚𝑒𝑃𝐸1
2𝑘𝑜𝑇 𝜋ℏ
4𝑐𝑖𝑖⁄ ,                 (38) 
resulting in a mean free path of 
1 𝑙⁄ = 1 𝜏𝑣⁄ = 𝑚𝑒
2𝐸1
2𝑘𝑜𝑇 𝜋ℏ
4𝑐𝑖𝑖⁄ .               (39) 
The mobility is found (2; 3) 
𝜇 =
𝑞?̅?
𝑚
                        (40) 
and 
𝜏̅ =
〈𝑣2𝜏(𝑣)〉
〈𝑣2〉
                       (41) 
so that the mobility is 
𝜇 =
4𝑒𝑙
3(2𝜋𝑚𝑒𝑘0𝑇)
1
2
=
2(2𝜋)
1
2𝑒ℏ4𝑐𝑖𝑖
3𝑚𝑒
5
2⁄ (𝑘0𝑇)
3
2⁄ 𝐸1
2
.             (42) 
and culminates in the same result developed by Wang (2)  utilizing reflection 
and transmission coefficients associated with the perturbed band structure 
resulting from the deformation potentials.   
 This investigation clearly shows the effect of strain on carrier mobilities, 
Bardeen and Shockley used this result to calculate the change in band gap of 
materials as a result of strain for both electrons and holes from a number of 
stressors such as temperature and pressure from measurements of carrier 
mobilities. Our objective on the other hand (4), was to predict carrier mobilities 
as a result of strain produced from the lattice mismatch at the interface between 
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silicon dioxide (SiO2) and the crystalline silicon channel as shown in Figure 5.6. 
The stress at this interface is not trivial, measurements of the stress at the 
Si/SiO2 interface by Borden showed stress approaching 80,000 psi (5).  The 
strain producing stress alters the band structure of the silicon causing changes 
to the carrier effective mass, carrier lifetimes and mean free paths, and splitting 
of valence bands, the total effects of which are encompassed in the following 
theoretical analysis.  
 
Figure 5.6  Transition from ordered crystalline silicon at bottom to amorphous 
SiO2 at top, including transition period and inclusion of impurities. 
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5.3 Strain Effects Modeling to Explain the Rise in Electron and Hole 
Mobility (4) 
 
Figures 5.7 and 5.8 represent the thickest wall channels, and Figures 5.10 
and 5.11 represent the thinnest wall channels.  Note that the associated E-k 
diagrams of Figures 5.9 and 5.12 represent the center regions of the wall 
channel structures where the carriers flow through. 
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Figure 5.7  SEM image of single 200 nm wall. 
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Figure 5.8  Artist's depiction of Si and O atoms shown by light and dark gray 
spheres, respectively. Region -[1] is unstrained while region -[2] is strained. 
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Figure 5.9  The right panel shows E-k diagram of unstrained region-[1] (6). 
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Figure 5.10  SEM image of single 20 nm wall. 
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Figure 5.11  Artist's depiction of Si and O atoms shown by light and dark gray 
spheres, respectively, unstrained region-[1] in the middle has vanished as 
strained region-[2] closed in from both sides. 
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Figure 5.12  The E-k diagram of the strained region-[2]. 
 
If we consider a total valence-band hole concentration 𝑛𝑣 then, the light-
hole (𝑛𝐿𝐻) and the heavy-hole (𝑛𝐻𝐻) concentration will satisfy the charge-
conservation relation  𝑛𝐿𝐻 + 𝑛𝐻𝐻 = 𝑛𝑣 , where 
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𝑛𝜎 =
𝑔𝛤𝑔𝑠
𝑉
∑  [1 + 𝑒𝑥𝑝 (
𝐸𝑘
𝜎∓𝜂𝛥𝐸𝑠𝑡𝑟
𝑣 −𝑢𝑣
𝑘𝐵𝑇
)]
−1
≈ 2𝑔𝛤 (
𝑚𝜎
∗ 𝑘𝐵𝑇
2𝜋ℏ2
)
3/2
𝑒𝑥𝑝 (
𝑢𝑣±𝜂𝛥𝐸𝑠𝑡𝑟
𝑣
𝑘𝐵𝑇
) ,   𝒌     (43) 
where the subscript 𝜎 takes HH or LH and the upper (lower) sign corresponds to 
HH (LH) state. In the above expressions, the approximations are made for high 
temperatures, V is the volume of the silicon film, T is the system temperature, the 
zero energy is chosen at the middle point between the split pair of light-hole and 
heavy-hole bands, k is the three dimensional wave vector of carriers, 𝑔Γ = 2 (not 
6 due to strain effect) is the Γ-valley degeneracy for holes and 𝑔s = 2 is the spin 
degeneracy for both light-holes and heavy-holes.  In addition, 𝑢𝑣, which depends 
on both T and 𝑛𝑉, is the chemical potential to be determined for valence bands, 
𝐸𝑘
𝐻𝐻 = ℏ2𝑘2/2𝑚𝐻𝐻
∗  is the kinetic energy of heavy holes and 𝐸𝑘
𝐿𝐻 = ℏ2𝑘2 2𝑚𝐿𝐻
∗⁄  is 
the kinetic energy of light holes, where 𝑚𝐻𝐻
∗ = 0.49𝑚0  and 𝑚𝐿𝐻
∗ = 0.16𝑚0 (𝑚0 is 
the free-electron mass) are the effective masses for heavy holes and light holes, 
respectively. Additionally, Δ𝐸𝑠𝑡𝑟
𝑣  introduced in the above expressions stands for 
the half of the valence-band splitting due to the existence of strain. 
From the above two equations and 𝑛𝐿𝐻 + 𝑛𝐻𝐻 = 𝑛𝑣, we obtain 𝑛𝐿𝐻 𝑛𝑣⁄ =
[1 + 𝛾3/2 𝑒𝑥𝑝 (2𝜂𝛥𝐸𝑠𝑡𝑟
𝑣 /𝑘𝐵𝑇)]
−1 and 𝑛𝐻𝐻 𝑛𝑣⁄ = 1 − 𝑛𝐿𝐻 𝑛𝑣⁄ , where 𝛾 ≡
(𝑚𝐻𝐻
∗ /𝑚𝐿𝐻
∗ ) > 1 . For biaxial and shear strains (7; 8), we have the valence-band 
splitting, given by  
∆𝐸𝑠𝑡𝑟
𝑣 = ± {(𝑏2 2⁄ ) [(𝜖𝑥𝑥 − 𝜖𝑦𝑦)
2
+ (𝜖𝑦𝑦 − 𝜖𝑧𝑧)
2
+ (𝜖𝑧𝑧 − 𝜖𝑥𝑥)
2] + 𝑑2[𝜖𝑥𝑦
2 + 𝜖𝑦𝑧
2 +
𝜖𝑥𝑧
1 ]}
1/2
      (44) 
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where the upper sign is for the compressive strain while the lower sign for the 
tensile strain in the direction perpendicular to the interface of silicon and silicon-
dioxide materials, b and d are the optical deformation potentials, and 
𝜖𝑗𝑗′  represents the strain tensor in the three dimensional space with j, j’ = x, y, 
and z, the diagonal matrix elements 𝜖𝑗𝑗 are associated with biaxial strain,  and 
the off-diagonal matrix elements 𝜖𝑗𝑗′ with j  j’ correspond to contributions from 
the shear strain.  For silicon crystals, we have b= -2.33 eV and d= -4.75 eV.  
 The values of 𝜂 can be scaled as 𝜂 = (1 𝐿⁄ ){min(𝐿, 2𝐷𝑠)} , where 𝐿 is the 
film thickness and 𝐷𝑠 is the strain buffering depth due to lattice mismatch 
between embedded Si crystal and surrounding amorphous SiO2 material at their 
interface, and 𝐿 − 2𝐷𝑠 > 0 represents the film effective thickness free of localized 
trapping centers (9). 
 If we choose the z direction as the direction perpendicular to the interface 
for biaxial strain we simply get 𝜖𝑥𝑥 = 𝜖𝑦𝑦 = 𝜖∥ , 𝜖𝑧𝑧 = 𝜖⊥ , and ϵ𝑖𝑗 = 0  for 𝑖 ≠ 𝑗 
where 𝜖∥ = (𝑎∥,𝑆𝑖 𝑎𝑆𝑖⁄ − 1),  𝜖⊥ = (𝑎⊥,𝑆𝑖 𝑎𝑆𝑖⁄ − 1). Moreover, the perpendicular 
lattice constant 𝑎⊥,𝑆𝑖 is related to the parallel lattice constant 𝑎∥,𝑆𝑖 = 𝑎𝑆𝑖𝑂2 by 
𝑎⊥,𝑆𝑖 = 𝑎𝑆𝑖[1 − (2𝑐12 𝑐11⁄ )(𝑎𝑆𝑖𝑂2 𝑎𝑆𝑖⁄ − 1)],              (45) 
where 𝑐11 = 16.75 × 10
10 N/m2, and 𝑐12 = 6.5 × 10
10 N/m2 are the elastic 
constants of silicon. For silicon and silicon-dioxide, we have 𝑎𝑆𝑖𝑂2 =
(2 × 4.914 + 5.405) 3 = 5.078 Å⁄  and 𝑎𝑆𝑖 = 5.431 Å for amorphous silicon-dioxide 
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materials. Therefore, we obtain 𝑎⊥,𝑆𝑖 𝑎𝑆𝑖 = 1.050⁄ .  This leads to 𝜖∥ = −0.065 
(compressive), 𝜖⊥ = 0.05 (tensile), and 2𝜖∥ + 𝜖⊥ = −0.08.   
 The total mobility 𝜇v for holes can be expressed as 
𝜇v = (
𝑛LH
𝑛v
)
𝑒𝜏LH
𝑚0
[
𝑚0
𝑚LH
∗ + ∆ (
𝑚0
𝑚LH
∗ )] + (
𝑛HH
𝑛v
)
𝑒𝜏HH
𝑚0
[
𝑚0
𝑚HH
∗ + ∆ (
𝑚0
𝑚HH
∗ )]
≈ (
𝑛LH
𝑛v
)
𝑒𝜏LH
𝑚LH
∗ + (
𝑛HH
𝑛v
)
𝑒𝜏HH
𝑚HH
∗  
≈ (
𝑒𝜏LH
𝑚LH
∗ + 𝛾
3 2⁄
𝑒𝜏HH
𝑚HH
∗ )
1
(1 + 𝛾3 2⁄ )
− 𝛾3 2⁄ (
𝑒𝜏LH
𝑚LH
∗ −
𝑒𝜏HH
𝑚HH
∗ ) [
exp(2𝜂∆𝐸𝑠𝑡𝑟
𝑣 𝑘𝐵⁄ 𝑇) − 1
(1 + 𝛾3 2⁄ )2
] 
≈ 𝜇𝑣
(0) [1 −
𝜂(2∆𝐸𝑠𝑡𝑟
𝑣 𝑘𝐵⁄ 𝑇)𝛾
1
2(𝛾−1)
(1+𝛾1 2⁄ )(1+𝛾3 2⁄ )
] + 𝒪 [(
∆𝐸𝑠𝑡𝑟
𝑣
𝑘𝐵𝑇
)
2
]         (46) 
 
i.e., (𝜇𝑣 𝜇𝑣
(0) − 1⁄ ) ∝ 𝜂 ∝ 1 𝐿⁄ , where 𝜇𝑣
(0) = (𝑒𝜏v̅ 𝑚LH
∗⁄ )(1 + 𝛾1 2⁄ )(1 + 𝛾3 2⁄ ) is the 
valence band mobility for 𝜂 → 0,  1 𝜏v̅⁄ = (1 2⁄ )(1 𝜏LH⁄ + 1 𝜏HH⁄ ) (with 𝜏LH ≈ 𝜏HH ≈
𝜏v̅), |∆𝐸𝑠𝑡𝑟
𝑣 | ≪ 𝑘𝐵𝑇 is assumed, the changes in the hole effective masses by strain 
have been neglected, 𝜏LH and 𝜏HH are the scattering times for light and heavy 
holes, respectively.  It is clear that 𝜇𝑣 increases with 1 𝐿⁄  for the tensile strain 
(∆𝐸𝑠𝑡𝑟
𝑣 < 0) in the direction perpendicular to the interface of silicon and silicon-
dioxide materials, as observed by us in Fig. 5.13. 
 For a given conduction-band electron concentration 𝑛𝑐, the electron 
chemical potential 𝑢𝑐, which depends on both 𝑇 and 𝑛𝑐, is decided from 
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𝑛𝑐 = ∑ 𝑛𝜉 =
𝑔𝑠
𝑉
𝜉=𝑋,𝐿
 ∑ 𝑔𝜉 ∑ [1 + 𝑒𝑥𝑝 (
𝐸𝑘
𝜉
+ 𝐸𝐺
𝜉
− 𝑢𝑐
𝑘𝐵𝑇
)]
−1
𝑘𝜉=𝑋,𝐿
 
≈ 2 ∑ 𝑔𝜉 (
𝑚𝜉 𝑘𝐵𝑇
∗
2𝜋ℏ2
)
3/2
𝑒𝑥𝑝 (
𝑢𝑐−𝐸𝐺
𝜉
𝑘𝐵𝑇
)𝜉=𝑋,𝐿  ,           (47) 
where the high-temperature approximation is made in the above expression, 
𝐸G
ξ
= 𝜀G
ξ
(𝑇) + 𝜂′∆𝐸G
ξ
 is the bandgap energy of strained silicon crystals, which 
depends on 𝑇 and the hydrostatic part of the strain, 𝜀G
ξ
 stands for the bandgap 
energy of unstrained silicon crystals, 𝑔𝑋,𝐿 = 2 (not 6 due to strain effect) 
represents the 𝑋 (in <100> direction) and 𝐿 (in <111> direction) valley 
degeneracy for electroncs at the two minima of conduction band, 𝐸G
ξ
=

2
𝑘2 2𝑚ξ
∗⁄  is the kinetic energy of electrons and 𝑚ξ
∗ is the transverse effective 
mass of conduction-band electrons with 𝑚𝑋
∗ = 0.19m0 and mL
∗ = 0.1m0.  The T 
dependence of εG
ξ
(T) (based on the Bose-Einstein phonon model (7)) is given by 
𝜀G
ξ (𝑇) = 𝜀G
ξ (0) − 2𝛼𝐵Θ𝐵[𝑐𝑜𝑡ℎ(Θ𝐵 2𝑇⁄ ) − 1], where 𝛼𝐵 = 2.82 × 10
−4 eV K⁄  is a 
coupling constant, 𝑘𝐵Θ𝐵 is a typical phonon energy with Θ𝐵 = 351 K, 𝜀G
X(𝑇) =
1.12 eV and 𝜀G
L (𝑇) = 2.4 eV at 𝑇 = 300 K for the X and L valleys.  Moreover, the 
strain part [2] of the bandgap energy ∆𝐸G
ξ
 is calculated as (7) ∆𝐸G
ξ
= 𝛯𝑑
(ξ)
𝑇𝑟(𝜖) +
𝛯𝑢
(ξ)
𝑒ξ ∙ 𝜖 ∙ 𝑒ξ + 𝑎𝑇𝑟(𝜖) , where 𝛯𝑑
(X,L)
 and 𝛯𝑢
(X,L)
 are the deformation potentials of 
the conduction band for an indirect-gap silicon crystal (𝛯𝑑
(X) = 1.1 eV,  𝛯𝑢
(X) =
10.5 eV for the X valley and 𝛯𝑑
(L) = −7.0 eV,  𝛯𝑢
(L) = 18.0 eV for the L valley),  𝑎 =
2.1 eV is the difference of the deformation potentials of conduction and valence 
bands at two different valleys due to hydrostatic component of the strain for the 
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silicon crystal, and 𝑒ξ is the unit vector pointing to the specific X or L valley.  It is 
clear from the above equation that ∆𝐸G
ξ
< 0 for the tensile strain and ξ = X or L .  
 The change in the bandgap energy by strain also affects the effective 
mass of conduction band, given by (10) 
        
∆ (
𝑚0
𝑚ξ
∗) ≈ −
𝐸𝑃(2𝜖∥+𝜖⊥)𝜂
′
𝜀
G
ξ (𝑇)+∆0 3⁄
[2 +
3𝑎+3𝛯𝑑
(ξ)
+𝛯𝑢
(ξ)
𝜀
G
ξ (𝑇)+∆0 3⁄
] + 𝒪[(2𝜖∥ + 𝜖⊥)
2] ,         (48) 
 
where we have neglected the shear strain and assumed a weak strain with |2𝜖∥ +
𝜖⊥| ≪ 1  , ∆0= 44 meV is the spin-orbit splitting and 𝐸𝑃 = 21.6 eV  is the Kane 
energy parameter.  
 The total mobility 𝜇𝑐 of conduction-band electrons is obtained as 
𝜇𝑐 = (
𝑛𝑋
𝑛𝑐
)
𝑒𝜏𝑋
𝑚0
[
𝑚0
𝑚𝑋
∗ + ∆ (
𝑚0
𝑚𝑋
∗ )] + (
𝑛𝐿
𝑛𝑐
)
𝑒𝜏𝐿
𝑚0
[
𝑚0
𝑚𝐿
∗ + ∆ (
𝑚0
𝑚𝐿
∗)] ≈
𝑒𝜏𝑋
0
𝑚0
[
𝑚0
𝑚𝑋
∗ + ∆ (
𝑚0
𝑚𝑋
∗ )]
1+𝛼
 
=
𝑒𝜏𝑋
0
𝑚𝑋
∗ {1 + (1 + 𝛼) (
𝑚𝑋
∗
𝑚0
) ∆ (
𝑚0
𝑚𝑋
∗ ) +
𝛼
2
(1 + 𝛼) (
𝑚𝑋
∗
𝑚0
)
2
[∆ (
𝑚0
𝑚𝑋
∗ )]
2
+ ⋯ } 
=
𝑒𝜏X
𝑚𝑋
∗ − 𝜂′(1 + 𝛼) (
𝑒𝜏X
𝑚0
)
𝐸𝑃(2𝜖∥ + 𝜖⊥)
𝜀G
X(𝑇) + ∆0 3⁄
[2 +
3𝑎 + 3𝛯𝑑
(𝑋)
+ 𝛯𝑢
(𝑋)
𝜀𝐺
X(𝑇) + ∆0 3⁄
] + 𝒪[(2𝜖∥ + 𝜖⊥)
2] 
= 𝜇𝑐
(0) {1 − 𝜂′(1 + 𝛼) (
𝑚X
∗
𝑚0
)
𝐸𝑃(2𝜖∥+𝜖⊥)
𝜀G
X(𝑇)+∆0 3⁄
[2 +
3𝑎+3𝛯𝑑
(𝑋)
+𝛯𝑢
(𝑋)
𝜀𝐺
X(𝑇)+∆0 3⁄
]} + 𝒪[(2𝜖∥ + 𝜖⊥)
2] ,   (49) 
 
i.e., (𝜇𝑐 𝜇𝑐
0⁄ − 1) ∝ 𝜂′ + 𝒪(𝜂′2) ∝ 1 𝐿 + 𝒪(1/𝐿2)⁄  (using 𝜂′ ∼ 𝜂), where we assume 
𝜏𝜉 = 𝜏𝜉
0(𝑚0𝑚𝜉
∗)𝛼 with 𝛼 labelling the mass dependence in the scattering rate, 
𝜇𝑐
(0)
≈ 𝑒𝜏X 𝑚X
∗⁄  is the conduction-band mobility for 𝜂′ → 0, 𝜏𝑋,𝐿 represents the 
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scattering times of conduction-band electrons at two different valleys and the 
high-energy 𝐿 valley has been assumed depopulated.  It is clear that the electron 
mobility increases with 1 𝐿2⁄  in our system with (2𝜖∥ + 𝜖⊥) = −0.08, as observed 
by us in Fig. 5.13. 
 
Figure 5.13  Theoretical modeling for electron (left panel) and hole (right panel) 
mobilities as functions of film thickness L with 𝛼 = 1.0 (red solid curves) and 1.5 
(black dashed curves) and their comparisons with experimental data (black dots) 
in both panels. 
Our numerically calculated results for electron (𝜇𝑐) and hole (𝜇𝑣) mobilities 
are presented in Fig. 5.13, along with their comparisons with our experimental 
data. In our model calculations, we have taken 𝑇 = 300 𝐾 and the other model 
parameters can be found from Tables I and II. The good agreement between our 
numerical calculated results and measured data strongly supports the physical 
modeling present in this section. 
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Table 1  Model parameters used in calculating mobility of electrons in strained Si 
film. 
𝜇𝑐
𝑚𝑎𝑥(𝑐𝑚2 𝑉 ∙ 𝑠)⁄  𝜇𝑐
(𝑜)
(𝑐𝑚2 𝑉 ∙ 𝑠)⁄  𝜆𝑐𝑛𝑚 2𝐷𝑐(𝑛𝑚) 
5500 806 15 42 
 
Table 2  Model parameters used in calculating mobility of holes in strained Si 
film. 
𝜇𝑣
𝑚𝑎𝑥(𝑐𝑚2 𝑉 ∙ 𝑠)⁄  𝜇𝑣
(𝑜)
(𝑐𝑚2 𝑉 ∙ 𝑠)⁄  𝜆𝑣𝑛𝑚 2𝐷𝑣(𝑛𝑚) 
3000 100 143 42 
 
  
 
In general, the carrier concentration includes both the doping and photo-
excitation contributions.  If the sample is undoped, we can simply neglect the 
impurity scattering and have 𝑛𝑐 = 𝑛𝑣. The optical-phonon scattering and the 
inter-valley scattering are only important at high temperatures, while the acoustic-
phonon scattering becomes more significant at low temperatures.  The surface-
roughness scattering, on the other hand, is largely independent of temperature. 
The detailed calculation of the scattering rate 1 𝜏𝜉⁄  for impurities, phonons, 
surface roughness and inter-valley can be follows 
 For the impurity scattering, by using the Fermi’s golden rule, its scattering 
rate 1 𝜏imp⁄  is calculated as (11; 12)   
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1
𝜏imp
=
2
𝑁𝑐
 ∑ 𝑛𝑘 [𝑁𝑖
2𝜋

∑ |
−𝑍𝑒2
𝜖0𝜖𝑟(𝑞2 + 𝑄𝑠2)𝑉
|
2
𝒒
(1 − 𝑛𝑘+𝑞)𝛿(𝐸𝑘+𝑞 − 𝐸𝑘)]
𝒌
 
 
≈
𝑛𝑖𝑍
2𝑒4𝑚∗
2𝜋ℏ3𝜖0
2𝜖𝑟
2
2
𝑁𝑐
∑ 𝑛𝑘𝒌
𝑄𝑠
2
𝑘(4𝑘2+𝑄𝑠
2)
2  ,                        (50) 
 
where 𝑁𝑐 is the total number of carriers in the system, 𝑛𝑖 = 𝑁𝑖/𝑉 is the impurity 
concentration, Z is the impurity charge number, 𝜖𝑟 = 11.9 is the Si dielectric 
constant, 𝑄𝑠
2 = (𝑒2𝑛𝑐/𝜖0𝜖𝑟𝑘𝐵𝑇) at high temperatures with 𝑛𝑐 = 𝑁𝑐/𝑉, 𝐸𝑘 =
ℏ2𝑘2/2𝑚∗ is the carrier kinetic energy, and 𝑚∗ stands for the carrier effective 
mass. For this case, we have 𝛼 = 1. In addition, at high temperatures we get 
conduction-band electron concentration 
 
𝑛𝑘
𝑒 =
1
1+exp[(𝐸𝑘−𝑢𝑐) 𝑘𝐵𝑇⁄ ]
≈
𝑛𝑐
2𝑔X
(
2𝜋ℏ2
𝑚X
∗ 𝑘𝐵𝑇
)
3 2⁄
exp (−
𝐸𝑘
𝑘𝐵𝑇
)  ,         (51) 
 
where we have assumed the high-energy 𝐿 valley becomes depopulated.  Similar 
results can be obtained for valence-band hole distributions. 
 For the longitudinal-acoustic-phonon scattering at high temperatures ( q
≪ 𝑘𝐵𝑇), its scattering rate 1 𝜏𝑎𝑐⁄  is calculated (11; 12)  
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1
𝜏𝑎𝑐
=
2
𝑁𝑐
∑ 𝑛𝑘{
𝒌
2𝜋
ℏ
∑  

2𝜌0𝑉ω𝑞
[𝐷𝑎𝑐
2 𝑞2 +
9
32
(𝑒ℎ14)
2] (
𝑞2
𝑞2 + 𝑄𝑠2
)
2
𝑞
 
× [(1 − 𝑛𝑘+𝑞)𝑁𝑞𝛿(𝐸𝑘+𝑞 − 𝐸𝑘 −  ω𝑞) + (1 − 𝑛𝑘−𝑞)(𝑁𝑞 + 1)𝛿(𝐸𝑘−𝑞 − 𝐸𝑘 +  ω𝑞)]} 
≈
2𝜋𝐷𝑎𝑐
2 𝑘𝐵𝑇
𝜌0  𝑣𝑠2
2
𝑁𝑐
∑ 𝑛𝑘𝑔3𝐷(𝐸𝑘)𝒌   ,             (52) 
 
where 𝑔3𝐷(𝐸) = 𝑚
∗3 2⁄ √2𝐸 𝜋2ℏ3⁄  is the three-dimensional density of states of 
carriers, 𝑁𝑞 ≡ 𝑁0( ω𝑞 𝑘𝐵𝑇⁄ ),  𝑁0(𝑥) = 1 [exp(x)-1]⁄  is the Bose function for 
thermal-equilibrium phonons, ω𝑞 = 𝑣𝑠𝑞,  𝑣𝑠 = 9 × 10
5 cm/s is the sound velocity, 
𝜌0 = 2.33 g/cm
3 is the atomic mass density, 𝐷𝑎𝑐 = 5.39 eV is the deformation 
potential for acoustic phonons, and ℎ14 is the piezoelectric constant neglected. 
For this case, we have 𝛼 = 3 2⁄ .     
 For the longitudinal-optical-phonon scattering, its scattering rate 1 𝜏𝑜𝑝⁄  is 
calculated as (11) (12) 
 
1
𝜏𝑜𝑝
=
2
𝑁𝑐
∑ 𝑛𝑘{
2𝜋
ℏ
 ∑
ℏΩ0
2𝑉
(
1
𝜖∞
−
1
𝜖𝑠
)
𝑒2
𝜖0(𝑞2 + 𝑄2)
𝒒𝒌
 
× [(1 − 𝑛𝑘+𝑞)𝑁LO𝛿(𝐸𝑘+𝑞 − 𝐸𝑘 − ℏΩ0) + (1 − 𝑛𝑘−𝑞)(𝑁LO + 1)𝛿(𝐸𝑘−𝑞 − 𝐸𝑘 + ℏΩ0)]} 
≈ (
𝐷𝑜𝑝
𝑒ℓ𝑜𝑝
)
2
𝑒2
8π2𝜌0Ω0
 
2
𝑁𝑐
∑ 𝑛𝑘[(𝑁LO + 1)𝑔3D(𝐸𝑘 − ℏΩ0) + 𝑁LO𝑔3D(𝐸𝑘 + ℏΩ0)]𝒌   ,       (53) 
 
where 𝑁LO ≡ 𝑁0( Ω0 𝑘𝐵𝑇⁄ ), ℏΩ0 = 63 meV is the energy of optical phonons, 
(𝐷op 𝑒ℓop⁄ ) = 2.2 × 10
10 V/m is the optical-polarization field.  For this case, we 
also have 𝛼 = 3 2.⁄  
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 For the surface-roughness scattering, its scattering rate 1 𝜏𝑠𝑟⁄  is calculated 
(13) 
 
1
𝜏𝑠𝑟
=
𝑚∗Λ2𝑒4𝑛𝑑𝑒𝑝𝑙
ℏ3𝜖0
2𝜖𝑟
2 (
𝛿𝑏
𝐿
)
2 2
𝑁𝑐
 ∑ 𝑛𝑘
1
√1+𝑘2Λ2
 𝜀 (
𝑘Λ
√1+𝑘2Λ2
)𝒌   ,  (54) 
 
where 𝛿𝑏 is the average roughness, Λ is the roughness spatial-correlation length 
in a Gaussian model, and 𝜀(𝑥) is the complete elliptic integral.  Additionally, 
(𝑒 𝜖0𝜖𝑟⁄ )𝑛𝑑𝑒𝑝𝑙 stands for the surface depletion-charge field, and 𝑛𝑑𝑒𝑝𝑙 is the 
surface depletion-charge areal densities.  For this case, we have 𝛼 = 1. 
 For the inter-valley scattering, its scattering rate 1 𝜏𝑖𝑣⁄  can be calculated in 
a similar way for phonons, which gives      
 
1
𝜏𝑖𝑣
= ∑ (
𝐷ξξ′
𝑒ℓξξ′
)
2
𝑒2
8π2𝜌0ωξξ′
2
𝑁𝑐
∑ 𝑛𝑘
ξ
𝒌
𝜉,𝜉′
 
× {[𝑁(ωξξ′) + 1]𝑔3D
ξ
(𝐸𝑘
ξ
− ∆𝐸ξξ′ − ℏωξξ′) + 𝑁(ωξξ′)𝑔3D
ξ
(𝐸𝑘
ξ
− ∆𝐸ξξ′ − ℏωξξ′)}  ,(55) 
 
where (𝐷ξξ′ 𝑒ℓξξ′⁄ ) is the inter-valley optical-polarization field, 𝑁(ωξξ′) ≡
𝑁0( ωξξ′ 𝑘𝐵𝑇⁄ ), ωξξ′ = 𝑣𝑠|𝑲ξ′ − 𝑲ξ|, and ∆𝐸ξξ′ = 𝐸G
ξ′
− 𝐸G
ξ
.  For this case, we 
have 𝛼 = 3 2⁄ .        
 The finite-size effect in the direction perpendicular to the silicon film 
becomes significant as π2ℏ2 2mX
∗ L2 ≫ kBT⁄  (14). The existence of such a 
quantum well modify the splitting of heavy and light holes by 𝐸HH → 𝐸HH + ∆qw
𝑣  
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and 𝐸HH → 𝐸HH − ∆qw
𝑣  where 2∆qw
𝑣  stands for the quantum-well induced valence-
band splitting, as well as 𝑔Γ → 1.  It also affects the bandgap energy by 𝜀G
X(𝑇) →
𝜀G
X(𝑇) + ∆qw
𝑐 , as well as the density of states of carriers by 𝑔3D(𝐸𝑘) ∝ √𝐸𝑘 →
𝑔2k(𝐸𝑘) ∝ constant.  Additionally, the coulomb potential in the momentum space 
is changed by 𝑒2 𝜖0(𝑞
2 + 𝑄2)𝑉 → 𝑒2 𝜖0(𝑞 + 𝑞𝑠) A⁄⁄  , where A  is the area of the 
quantum well and 1 𝑞𝑠⁄  is the Thomas-Fermi screening length for quantum wells.  
It is clear that the film quantization effect tends to reduce the strain-induced 
mobility enhancements of both electrons and holes.   
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Chapter 6 
CONCLUSION 
6.1  Summary and Conclusion 
 
 The semiconductor processing, fabrication and the resulting carrier 
transport characteristics of MSM devices fabricated as wall like structures in 
silicon on insulator technology were reported.  MSM device dark current, DC 
photocurrents, and the time response of carrier transport were investigated.  The 
resulting conducting channels were actually smaller than their physical 
dimensions, a result of depletion of carrier near the interfaces, which resulted in a 
dramatic increase in carrier mobility for both electrons and holes as the physical 
channel width was reduced from 200 nm to 20 nm.  The model showed that by 
incorporating the effects of strain present in these nanoscale MSM devices the 
increases in carrier mobilities can be understood.  The physical strain altered the 
energy band diagram of silicon, thereby reducing the carrier effective mass.  The 
contributions of both heavy and light holes were incorporated into the theory and 
this resulted in an increase of hole mobilities in proportion to 1/L2.  Likewise, the 
electron mobilities increase in proportion to 1/L.    
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6.2  Future work 
   
Natural follow-on work includes the development and characterization of 
transistors with metallized or polysilicon gates using these wall-like structures.  
Capture of high mobilities at these nanoscales in a transistor with useful 
amplification and saturation current could lead to dense circuit topologies if 
leakage currents, such as sub-threshold leakage and gate tunneling currents are 
also dramatically reduced.  At these nanoscales, the number of dopant atoms in 
a channel becomes problematic, transistor and switching action may entail an 
entirely different mechanism than the inversion mechanism that is effective in the 
metal-oxide semiconductor field effect transistors in use today.  The switching 
action may actually use carrier injection into the channel from source and drain, 
using the fringing fields from gate to source and drain.   
In another area of investigation, the natural extension of two-dimensional  
confinement can be investigated, leading to a cylindrical transistor with the gate 
completely enclosing the channel and oxide.  The fabrication, experimental and 
theoretical investigations of these two-dimensionally confined channels,  focused 
on evaluating the enhanced mobility phenomena in the quasi-quantum regime in 
which the hole mobility tends to coincide with electron mobility, can lead to 
dramatic enhance in processor speed and dynamic power reduction. In an 
operating complementary MOSFET inverter, the switching speed is naturally 
limited by the slowest transistor, and that has historically been the p-channel 
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device.  Investigation of an inverter circuit implemented in a ring-oscillator format 
will determine whether this is realizable.  
Finally, one and two dimensional confinement can be investigated in III-Vs 
and germanium.  The specific conditions (confinement + strain/tensile) for 
observing this predicted phenomena in these materials requires a very specific 
device structure geometry, such as a semiconductor nanowire core region (Si or 
InGaAs or InGaN) that is conformably surrounded by slightly lattice mismatched 
larger-bandgap cladding material such as (SiO2 or AlGaAs or AlGaN) 
respectively. This quasi-1D or 2D systems are different from Van der Waals 
layered 2D materials since the electron wavefunction can still penetrate into 
barrier regions, behaving effectively like a bulk material with electronic 
confinement provided by electrostatic potential barriers. Using these techniques, 
one can thoroughly investigate the onset of this phenomenon versus feature 
dimensionality, with nanowire core diameters for this work will ranging from 
~200nm down to ~3nm. This range represents the transition region from material 
bulk properties towards the onset of quantization at room temperature.   This 
investigation will require more complex fabrication techniques but may lead to 
even more enhanced operation as mobilities are somewhat larger to begin with in 
some of these materials.   
 
 
